I. INTRODUCTION Future generations of integrated circuit (IC) technologies are trending toward higher speeds and densities. The total capacitive load associated with the internal circuitry has been increasing for several generations of very large scale integration (VLSI) circuits [1] [2] . As the operating frequencies increase, the average on-chip current required to charge and discharge these capacitances also increases, while the switching time decreases. As a result, a large change in the total on-chip current occurs within a brief period of time.
Due to the large slew rates of the currents flowing through the bonding wires, package pins, and on-chip interconnects, the ground and supply voltage can fluctuate (or bounce) due to the parasitic impedances associated with the package-to-chip [3] , are further increased since a large number of the input/output (I/O) drivers and internal logic circuitry switch close in time to the clock edges. SSN generates glitches on the ground and power supply wires, decreasing the effective current drive of the circuits, producing output signal distortion, thereby reducing the noise margins of a system. As a result, the performance and functionality of the system can be severely compromised.
In the past, research on SSN has concentrated on transient power noise caused by current flowing through the inductive bonding wires at the I/O buffers. However, SSN originating from the internal circuitry has become an important issue in the design of very deep submicrometer (VDSM) high performance ICs, such as systems-on-chip (SoC), mixed-signal circuits, and microprocessors. This increased importance is due to fast clock rates, large on-chip switching activities and currents, and increased on-chip inductance, all of which are increasingly common characteristics of VDSM synchronous ICs.
Most of the work in this area falls into one of two categories: the first category includes analytic models that predict the behavior of the SSN, while the second category describes techniques to reduce ground bounce. A number of techniques have been proposed to reduce SSN. In [4] , a voltage controlled output buffer is described to control the slew rate. Ground bounce reduction is achieved by lowering the inductance in the power and ground (P/G) paths by utilizing substrate conduction. An algorithm based on integer linear programming to skew the switching of the drivers to minimize ground bounce is presented in [5] . An architectural approach for reducing inductive noise caused by clock gating through gradual activation/deactivation units has been introduced in [6] . In [7] , a routing method is described to distribute the ground bounce among the pads under a constraint of constant routing area. The total P/G noise of the system, however, is not reduced. Decoupling capacitors are often added to maintain the voltage on the P/G rails within specification, providing charge for the switching transients [8, 9] . Recently, the reduction of ground bounce by bounce pre-generator circuits [10] and supply current shaping and clock frequency modulation [11] has been reported.
Signal integrity is a crucial issue in modern high perfor-mance, high complexity circuits and is becoming increasingly important as the minimum feature size of devices scales to 90 nm and below. A major component of the circuit noise is P/G noise. Design techniques to reduce P/G noise in mixed-signal power distribution systems is the primary focus of this paper. The efficiency of the proposed method is also analyzed based on physical parameters of the system. The paper is organized as follows. Ground noise reduction through the addition of a noise-free on-chip ground is described in Section II. The efficiency of the proposed technique as a function of the physical parameters of the system is investigated in Section III. Some specific conclusions are summarized in Section IV.
II. GROUND NOISE REDUCTION THROUGH AN ADDITIONAL Low NOISE ON-CHIP GROUND An equivalent circuit of an SoC-based power delivery system is shown in Fig. 1 . Traditionally, noisy digital circuits share the power supply voltage and the ground with noise sensitive analog circuits. If a number of digital blocks switch simultaneously, the current ID drawn from the power distribution network can be significant. This To reduce voltage fluctuations at the ground terminal of the noise sensitive blocks, an on-chip low noise ground is added as shown in Fig. 2 . This approach is based on a voltage divider formed by the impedance between the noisy ground terminal and the quiet ground terminal and the impedance of the path from the quiet ground terminal to the off-chip ground. The value of the capacitor is chosen to cancel the parasitic inductance of the additional low noise ground, i.e., the ESL of the capacitor Ld and the on-chip and package parasitic inductances of the dedicated low noise ground LI and LI respectively. Alternatively, the capacitor is tuned in resonance with the parasitic inductances at a frequency that produces the greatest noise reduction efficiency. The To determine the dependence of the noise reduction technique on the physical separation between the noise source and noise receiver, the impedance of the ground path between the noisy and quiet terminals is modeled as a series RL. Given the parasitic resistance and inductance per unit length, the RL impedance is varied for different unit lengths. The peak voltage at the quiet ground is evaluated using SPICE where the distance between the digital and analog circuits is varied from one to ten unit lengths. The reduction in ground bounce as seen from the ground terminal of the noise sensitive circuit for sinusoidal and triangular noise sources is listed in Table I . In the case of a random noise source, the frequency harmonic with the highest magnitude will be significantly lower in magnitude, thereby achieving the greatest reduction in noise. For example, based on a discrete Fourier transform (DFT), the second harmonic is selected in the case of a triangular noise source.
B. Frequency and Capacitance Variations
To determine the sensitivity of the ground bounce reduction technique on frequency and capacitance variations, the frequency is varied by ±50% from the resonant frequency and the capacitor is varied by ±10% from the target value. The range of capacitance variation is chosen based on typical process variations for a CMOS technology. The efficiency of the reduction in ground bounce for a sinusoidal noise source versus frequency and capacitance variations is illustrated in Figs. 4 and 5, respectively. Note that the noise reduction drops linearly as the noise frequency varies from the target resonant frequency. The noise reduction is slightly greater for higher frequencies. This phenomenon is due to an uncompensated parasitic inductance of the ground connecting the digital circuits to the analog circuits. As a result, at higher frequencies, the impedance of the ground path of a power delivery network increases, enhancing the noise reduction efficiency. In general, the proposed technique results in greater noise reduction efficiency at higher frequencies. As illustrated in Fig. 5 , the reduction in ground bounce is almost insensitive to capacitance variations.
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Note that the reduction in ground noise increases linearly as the physical separation between the noisy and noise sensitive circuits becomes greater. A reduction in ground bounce of C. Impedance of an Additional Ground Path As described in Section II, the proposed scheme for reducing ground bounce utilizes a voltage divider formed by the ground of an on-chip power distribution system and an additional low noise ground. To increase the efficiency of the proposed technique, the voltage transfer function of the voltage divider should be lowered, permitting a greater portion of the noise voltage to be diverted from the die through the additional ground. As demonstrated in subsection Ill-A, placing noisy and noise sensitive blocks distant from each other lowers the ground bounce at the ground terminal of the analog circuits. The ground noise can also be reduced by lowering the impedance of the low noise ground. The parasitic inductance of the additional ground is canceled by the capacitor tuned in resonance to the specific frequency. The impedance of the additional ground is therefore purely resistive at the resonant frequency. The noise reduction efficiency for different values of the parasitic resistance of the low noise ground is listed in Table II. Note from Table II that by reducing the parasitic resistance of an on-chip low noise ground, the ground bounce can be significantly lowered. Noise reductions of about 68% and 22% are demonstrated for sinusoidal and triangular noise sources, respectively. The results listed in Table II are determined for an average resistance and inductance of the on-chip power distribution ground of five unit lengths (see Table I ). Thus, the ground bounce can be further reduced if the analog and digital circuits are placed at a greater distance from each other. Even better results can be achieved if the parasitic resistance of the package pins R3 and decoupling capacitor Rd are lowered. From a circuits perspective, the on-chip low noise ground should be composed of many narrow lines connected in parallel to lower the parasitic resistance and inductance. A number of package pins should be dedicated to the noise-free ground to lower the package resistance. Finally, a decoupling capacitor with a low parasitic resistance (ESR) should be used.
IV. CONCLUSIONS
A design technique to reduce ground bounce in SoC and mixed-signal ICs is presented in this paper. An additional on-chip ground is provided to divert ground noise from the sensitive analog circuits. The proposed technique utilizes a decoupling capacitor tuned in resonance with the parasitic inductance of an additional low noise ground, making the technique frequency dependent. The reduction in ground bounce is, however, almost independent of capacitance variations. Noise reductions of 68% and 22% are demonstrated for a single frequency and random ground noise, respectively. The noise reduction efficiency can be further enhanced by simultaneously lowering the impedance of the additional noise-free ground and increasing the impedance of the ground path between the digital (noisy) and analog (noise sensitive) circuits.
